

What is claimed is:

- 1 1. A semiconductor wafer comprising:
2 a transmitter circuit to output a plurality of substantially constant signal
3 levels;
4 a receiver circuit to receive the plurality of substantially constant signal
5 levels; and
6 a control mechanism coupled to the receiver, the control mechanism to
7 calibrate the receiver.
- 1 2. The semiconductor wafer of claim 1 further including an integrated circuit
2 die wherein the transmitter circuit and receiver circuit are on the integrated circuit
3 die.
- 1 3. The semiconductor wafer of claim 2 further including at least one signal
2 trace coupled between an output of the transmitter circuit and an input of the
3 receiver circuit.
- 1 4. The semiconductor wafer of claim 3 wherein the at least one signal trace is
2 at least partially off the integrated circuit die.
- 1 5. The semiconductor wafer of claim 3 further including a loopback circuit at
2 least partially off the integrated circuit die.
- 1 6. The semiconductor wafer of claim 5 wherein the at least one signal trace
2 comprises a first signal trace coupled between the output of the transmitter circuit
3 and the loopback circuit.

- 1 7. The semiconductor wafer of claim 6 wherein the at least one signal trace
2 comprises a second signal trace coupled between the loopback circuit and the input
3 of the receiver circuit.
- 1 8. The semiconductor wafer of claim 1 wherein the transmitter circuit includes
2 a pre-emphasis circuit.
- 1 9. The semiconductor wafer of claim 1 wherein the receiver circuit comprises a
2 variable offset comparator.
- 1 10. The semiconductor wafer of claim 1 wherein the receiver circuit comprises a
2 plurality of variable offset comparators coupled in parallel.
- 1 11. An integrated circuit comprising:
2 a transmitter circuit having a pre-emphasis circuit, the transmitter circuit
3 being coupled to drive an output signal off the integrated circuit;
4 a receiver circuit coupled to receive an input signal from off the integrated
5 circuit, the receiver circuit including a variable offset comparator; and
6 a loopback circuit to conditionally couple an output node of the transmitter
7 circuit to an input node of the receiver circuit.
- 1 12. The integrated circuit of claim 11 further comprising a control mechanism to
2 influence operation of the transmitter circuit, receiver circuit, and loopback circuit.
- 1 13. The integrated circuit of claim 12 wherein the control mechanism comprises
2 a processor.
- 1 14. The integrated circuit of claim 12 wherein the control mechanism comprises
2 a state machine.

1 15. The integrated circuit of claim 12 wherein the control mechanism is adapted
2 to cause the transmitter circuit to output substantially constant amplitude signals
3 using the pre-emphasis circuit.

1 16. The integrated circuit of claim 11 wherein the receiver circuit comprises a
2 plurality of variable offset comparators coupled in parallel.

1 17. A method comprising:
2 transmitting a signal from a transmitter having a pre-emphasis circuit;
3 receiving the signal at a variable offset comparator; and
4 calibrating the variable offset comparator.

1 18. The method of claim 17 wherein calibrating comprises:
2 sweeping an offset code; and
3 detecting an output change of state of the variable offset comparator.

1 19. The method of claim 17 wherein transmitting comprises setting the pre-
2 emphasis circuit to provide a signal having a substantially constant voltage level.

1 20. The method of claim 17 further comprising repeating the listed actions for a
2 plurality of pre-emphasis circuit settings.

1 21. The method of claim 20 wherein calibrating comprises:
2 determining a plurality of offset codes at which the variable offset
3 comparator changes state for the plurality of pre-emphasis circuit settings; and
4 interpolating between the plurality of offset codes.

1 22. The method of claim 17 wherein transmitting comprises transmitting from
2 an integrated circuit die, and receiving comprises receiving on the same integrated
3 circuit die.

1 23. The method of claim 22 wherein the method is performed as part of a wafer
2 level test.

1 24. The method of claim 17 wherein transmitting comprises transmitting from a
2 first integrated circuit die and receiving comprises receiving at a second integrated
3 circuit die.

1 25. The method of claim 24 wherein the method is performed as part of a system
2 test.

1 26. An electronic system comprising:
2 a first integrated circuit having a transmitter circuit;
3 a second integrated circuit having a variable offset comparator circuit
4 coupled to the transmitter circuit of the first integrated circuit, and having a control
5 circuit to calibrate the variable offset comparator circuit in response to a signal sent
6 from the transmitter circuit; and
7 an antenna coupled to first integrated circuit.

1 27. The electronic system of claim 26 wherein the transmitter circuit includes a
2 pre-emphasis circuit.

1 28. The electronic system of claim 26 wherein the second integrated circuit
2 includes a plurality of variable offset comparators coupled in parallel.

1 29. The electronic system of claim 26 wherein the first integrated circuit
2 includes a radio frequency receiver coupled to the antenna.

1 30. The electronic system of claim 26 wherein the first integrated circuit
2 includes a radio frequency transmitter coupled to the antenna.